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[57] ABSTRACT
A failure detector which detects the failure of a DC to
AC inverter is disclosed. The inverter under failureless
conditions is characterized by a known linear relation-
ship of its input and output voltages and by a known
linear relationship of its input and output currents.
The detector includes circuitry which is responsive to
the detector's input and output voltages and which
provides a failure-indicating signal only when the
monitored output voltage is less by a selected factor,
than the expected output voltage for the monitored
input voltage, based on the known voltages' relation-
ship. Similarly, the detector includes circuitry which is
responsive to the input and output currents and pro-
vides a failure-indicating signal only when the input
current exceeds by a selected factor the expected
input current for the monitored output current based
on the known currents' relationship.
10 Claims, 4 Drawing Figures
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INVERTER RATIO FAILURE DETECTOR verier failure, is produced. Similarly, such a signal is
produced whenever the known relationship between
ORIGIN OF INVENTION ?e inpUt «•«"'"J output current deviates from the
known relationship by more than a selected factor.
The invention described herein was made in the per- 5 The novel features of the invention are set forth with
formance of work under a NASA contract and is sub- particularity in the appended claims. The invention will
ject to the provisions of Section 305 of the National best be understood from the following description
Aeronautics and Space Act of 1958; Public Law when read in conjunction with the accompanying draw-
85-568 (72 Stat. 435; USC 2457). ings.
BACKGROUND OF THE INVENTION '° BRIEF DESCRIPTION OF THE DRAWINGS
1. Field of the Invention: FIG. 1 is a diagram of input voltage vs. output voltage
The present invention relates to failure detection cir- of a particular inverter;
cuitry and, more particularly, to a failure detector for FIG. 2 is a diagram of input current vs. output cur-
indicating the failure of a specific circuit based on its 15 rent of the particular inverter;
input and output voltages and/or its input and output FIG. 3 is a block diagram of a failure detector of the
currents. present invention; and
2. Description of the Prior Art: FIG. 4 is a schematic diagram of the failure detector
In many applications, inverters are used to convert shown in FIG. 3.
electrical energy of one type, e.g., direct current (DC) 20 nFSrRlPTlON OF THF PRFFFRRFD
to another type, such as alternating current (AC). Ex- DETAILED DESCRIPTION OF THE PREFERRED
tensive use of such DC to AC inverters is made in space EMBODIMENTS
exploration applications. For long exploratory mis- The present invention may best be described in con-
sions, several identical inverters are included in the nection with a specific inverter, although from the fol-
spacecraft so that when one inverter fails for some rea- 25 lowing description it will become apparent that the in-
son, another stand-by inverter can be switched in to re- vention is not limited thereto. For explanatory pur-
place the faulty inverter. However, for switching to poses, the invention will be described in connection
take place, it is necessary to determine first that the in- with an inverter that has the following properties:
verier which is in use is indeed faulty and should be re- 1. It is a DC to AC inverter wilh a iransformer turns
placed. 30 ratio, K = Tp/T,«_= 3/5, where Tp and T, represent the
If the inverter is designed to operate wilh an oulput number of turns of trie primary and secondary windings
overload including a short circuil, such an overload of the transformer in ihe inverter,
may result in significant reduction in the inverter's 2. Under normal load conditions from no load to full
input and output voltages as well as in excessive input load, the DC inpul voltage defined as V(, is regulated
and output currents under normal inverter operaling 35 and is essenlially constant at 30v. The output voltage,
conditions. Also, under normal operating conditions, defined as V0, is equal to 50v at no load and equals
from no load to full load, the input and output currents about 47.5 volts at full load. Thus, at no load, V0 =
will vary over a substanlial range bul Ihe voltages will V,/K, and at full load, it is nearly equal to that value,
remain substantially constant. Consequently, fixed lim- 3. The input current If is substantially related to the
its, such as excessive input current or low output volt- 40 output current I0 by the linear relationship 1, = I0/K.
age cannot be used directly to determine inverter fail- Under normal condilions, I, varies from substantially 0
ure, since such limits may be exceeded due to source amperes (A) al no load to 10A at full load, and the out-
er load failures rather than due to inverter failure. A put current I0 varies from OA at no load to 6A at full
need therefore exists for a circuit which is capable of load. In praclice, under no load, when I0 = OA, I( is very
indicaling inverter failure based on the known operat- small rather than zero. However, for explanatory pur-
ing characteristics of the inverter. poses, it can be thpughl of as equal to OA.
r>RiF<~rc AMn C I I M M A R V OF THF iwvFWTinM 4" ^^^ overload conditions, the input and outputOBJECTS AND SUMMARY OF THE INVENTION voltages vary linearly from 30v to 4v and from approxi-
It is a primary object of the present invention to pro- malely 47.5v lo Ov, respeclively.
vide a circuit for detecting inverter failure based on the These operating characterislics may be represenled
known operating characteristics of the inverter under by ihe diagrams shown in FIGS. 1 and 2. In FIG. 1, lines
normal inverter failureless conditions. 10 and 12 represent the V, vs. V0 relationship. Line 12
Another object of ihe presenl invention is to provide indicates the voltage relationship under normal condi-
a circuit for detecting the failure of a DC to AC in- tions from no load lo full load, while Ihe line 10 indi-
verter of known operating characterislics. cates the voltages' relationship due to overloading
A further objecl of the present invenlion is to provide which results in excessive input and output currents
a circuit for detecting the failure of an inverter based thereby pulling down the input and output voltages. In
on known relationships of the input and output voltages the particular inverter with a shorted load, i.e., VD = 0,
and currents. the input voltage V( = 4v. In FIG. 2, line 14 represents
These and other objects of the invention are achieved the currents' relationship \J\0 = I/K = 5/3, while see-
by providing a circuit in which failure of the inverter is tjon 15 of line 14 indicates the normal load region,
detected by continuously monitoring the relationships namely from no load when both I( = 0 and I0 = 0, to full
of the inverter's input and outpul voltages and input load when I(= 10A and I0 = 6A. The rest of line 14 indi-
and output currents. Whenever the relationship be-
 65 cates the overload condition.
tween the input voltage and output voltage, which is It thus becomes apparent that the failure of such an
known under inverter failureless conditions, deviates inverter cannot be determined by using directly fixed
by more than a selected factor, a signal, indicating in- limits such as low output voltage or excessive inpul cur-
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rent. This is the case since the inverter's output voltage
may be low or the input current excessively high due to
excessive loading rather than to inverter failure. In ac-
cordance with the present invention, the detection of
the inverter failure is based on an approach which is in- 5
dependent of inverter loading. Since in the inverter,
both the input and output voltages and the input and
output currents are related by linear relationships,
represented by the straight lines 10 and 14 and the line
segment 12. These relationships are used as the basis of 10
the failure detection criteria. In accordance with the
present invention failure is defined as
and/or
V,<[V t-C l}IK
I, > IJK + C2
(I) 15
(2) 20
where C| and C2 are arbitrary constants to account for
selected offsets and accuracies in hardware implemen-
tation.
Equation (1) represents the desired relationship of 25
the output voltage to the input and bias voltages to ef-
fect a failure indication, i.e., when the output voltage
V0 is lower than V,/K — Ci a failure will be indicated.
It is easier to understand how the circuitry solves equa-
tion ( 1) if the equation is re-arranged in the following 30
form:
V0K + C,
(3)
35
50
Equation (3) will therefore be used as the voltage fail-
ure indication criterion in subsequently explaining the
circuit functioning.
In accordance with the present invention, dedicated
circuitry is used to compare the input and output volt- 40
ages. Whenever the input voltage V, exceeds the output
voltage V0 times K plus a bias voltage, which is repre-
sented by C,, a failure-signal is produced to indicate in-
verter failure. Similarly, dedicated circuitry is used to
convert I( and I0/K into related voltages so that when-
ever the input current I( is greater than the sum of the
output current I0 divided by K plus a bias voltage,
which is represented by C2, an inverter failure signal is
produced.
The effect of C, is represented in FIG. 1 by line 16.
As long as for any output voltage V0 the input voltage
V, is to the left of line'16, no failure signal is produced.
However, if due to inverter failure for any output volt-
age V0, the input voltage value is to the right of line 16,
a failure signal is produced. Similarly, the effect of C2
is represented in FIG. 2 by line 18. A failure signal is
produced only when for any output current I0, the input
current I( is represented by a point to the left of line 18.
Attention is now directed to FIG. 3, which is a block
diagram of the inverter failure detector in accordance
with the present invention. In FIG. 3, numeral 20 desig-
nates the DC to AC inverter, the failure of which is to
be detected. The inverter is shown connected to a DC
source 22 via input line 24 while an output line 25 is
shown connecting the inverter 20 to a load 26.
An AC voltage to DC voltage converter 27 is con-
nected to output line 25 to convert the AC output volt-
60
age V0 into a related DC voltage which equals KV0.
This voltage is divided by a divider 28. In one embodi-
ment, actually reduced to practice, the divider output
is 0.465 KV0 = 0.279 V0. The input voltage V, is di-
vided by a voltage divider 30 by a factor of two. The
output of divider 30, which is V6 V(, is applied directly
to the positive or plus input terminal of an operational
amplifier 32, while the output of divider 28 is applied
to a summer 34. The latter is also connected to a source
36 of a constant bias voltage, designated Vr, which can
be thought of as corresponding to.Ci/2. The output of
summer 34 is applied to the negative or minus input
terminal of amplifier 32. Thus, the two voltages which
are applied to amplifier 32 are V,/2 and 0.279 V0 + Vr.
As long as the voltage at the negative input terminal is
higher or more positive than the voltage at the positive
input terminal, the output of the amplifier is low. How-
ever, once the voltage at the positive terminal is greater
than the voltage at the negative terminal, i.e.,
VJ2 > 0.279 V0 + VT
the output of the amplifier 32 is high. Such an output
indicates inverter failure. Hereafter, a high output of
amplifier 32 will be referred to as a failure-indicating
signal, or simply a failure signal.
The operation of the circuitry described thus far, may
best be explained in connection with specific examples.
Vr is assumed to be equal to 3.0v. As previously
pointed out, under normal no load conditions V, = 30v
and V0 = 50v. Thus, the positive terminal of amplifier
32 is at 30/2 = 15v and the negative terminal is at 0.279
V0 + Vr = 0.279(50) + 3 = 14 + 3= 17v. Thus, under
these conditions, the negative terminal is 2v more posi-
tive than the positive terminal and therefore a failure
signal is not produced. If, however, due to inverter fail-
ure, under no load conditions, the output voltage is less
than the expected output voltage of 50v for the moni-
tored input voltage of 30v, so that % V, = 15 v is greater
than 0.279 (V0) + Vr, a failure signal is produced. In
the particular example, when the output voltage is 40v,
0.279 (40) +3= 11.2 + 3= 14.2v so that % V,= 15v
is greater than 14.2 and a failure signal is produced.
At full load, V, = 30v and V0 = 47.5v. Thus, at full
load in the absence of inverter failure, the voltages at
the positive and negative terminals of amplifier 32 are
respectively 15v and 0.279 (47.5) + 3 = 16.3v. Conse-
quently, no failure signal is produced. If, however, due
to inverter failure the output voltage is less than the ex-
pected output voltage of 47.5 for the monitored input
voltage of 30v, e.g., if V0 = 40v then (0.279) (40) + 3
= 14.2v so that % V, = 15v > 0.279 V0 + Vr and there-
fore, a failure signal is produced.
It should be pointed out that in the absence of in-
verter failure, a failure signal is not produced even
when the input and output voltages drop significantly
from their levels under normal load conditions due to
excessive loading unless the positive terminal of ampli-
fier 32 is at a voltage higher than the negative terminal.
For example, as shown in FIG. 1, the output voltage V0
may drop to zero due to a shorted load, at which time
the input voltage is 4v. Under these conditions, the out-
put of divider 30 is 4/2 = 2v, while the output of con-
verter 26 is Ov since V0 = 0. Therefore, the voltage at
the negative terminal of amplifier 32 is only the bias
voltage Vr = 3v. However, since the positive terminal
is at 2v, a failure signal is not produced. Such a signal
would be produced if due to inverter failure when the
3,795,858
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load is nearly shorted out, the inverter output voltage mode operating region of the amplifier in the operating
drops to zero volts with the input voltage above 6v. In embodiment because no negative power source was
such a case, the positive terminal of amplifier 32 is employed. However, by biasing both input terminals to
above 3v and therefore is more positive then the 3v at 5.2v and 6.2v, even when the currents are zero, the ter-
the negative terminal, resulting in a high output of am- 5 minals are at sufficiently high voltages. With this ar-
plifier 32, which represents inverter failure, since the rangement, the differential bias applied to the amplifier
inverter puts out less than the expected output for is6.2v—5.2v= 1 .Ov, equivalent to 2 amperes offset as
greater than 6v input. shown by line 18, FIG. 2.
From the foregoing, it is thus seen that in the present Under full load, I, = 10A and I,, = 6A. Thus, the out-
invention, the input and output voltages of the inverter 10 put of each of transducers 40 and 48 is 5v. Conse-
are continuously monitored. Even though these volt- quently, the summed voltage at the negative terminal
ages which are linearly related as represented by lines is 5v + 6.2v = 11.2v, and the summed voltage at the
10 and 12 of FIG. 1 are subject to changes over a large positive terminal is 5v + 5.2v = 10.2v. Since the nega-
range, a failure signal is not produced unless the output live terminal is more positive than the positive termi-
voltage is less than the expected output voltage for the 15 nal, no failure signal is produced. Similarly, even under
monitored input voltage by a selected factor. overload conditions, as long as the voltage at the nega-
Attention is again directed to FIG. 3. As shown live terminal of amplifier 46 is positive with respect to
therein, the input current I,- is converted into a related the voltage at the positive terminal, no failure signal is
voltage by a DC current to DC voltage transducer 40. produced. For example, assuming the input and output
This voltage is applied to a summer 42, which sums it 20 currents to be 30A and ISA respectively, the output
with a bias voltage V., from a bias source 44. The out- voltage of each of transducers 40 and 48 is equal to
put of summer 42 is connected to the positive input ter- 15v. Thus, the voltages at the negative and positive ter-
minal of an operational amplifier 46. Similarly, the AC minals of amplifier 46 are 15 + 6.2 = 21.2v, and 15 +
output current I0 is converted by a transducer 48 into 5.2 = 20.2v, respectively. Thus, no failure signal is pro-
a related DC voltage which is applied to a summer 49 25 duced.
to which a bias voltage Vv from bias source 44 is also However, whenever due to inverter failure, the input
supplied. The output of summer 49 is applied to the current is excessive with respect to the output current
negative input terminal of amplifier 46. The latter pro- so that the output voltage of transducer 40, when
vides a high output, indicating inverter failure only added to the bias voltage Vx = 5.2v, is greater than the
when the voltage at the negative terminal is lower than 30
 surn of the output voltage of transducer 48 and the bias
the voltage at the positive terminal. The outputs of the voltage VB = 6.2v, a failure signal is produced. For ex-
two amplifiers are connected together at an output ter- ample, assuming that at full load when the output cur-
minal 47. Thus, inverter failure is indicated when the rent 10 = 6A, the input current I,, instead of being equal
output of either or both amplifiers 32 and 46 is high, to 10A is equal to 13A, as represented by point 55 in
and therefore output terminal 47 is high. FIG. 2, the outputs of transducers 40 and 48 are 6.5v
The operation of this circuitry may best be described and 5v, respectively. Thus, the voltage at the positive
in connection with specific examples. Therein it is as- terminal of amplifier 46 is 6.5v -I- 5.2v = 11.7v and the
sumed that the transducer 40 provides an output of voltage at the negative terminal is 5v -I- 6.2v = 1 1.2v.
0.5v per ampere of input current (I0) and that trans- Consequently, since the negative terminal is at a volt-
ducer 48 provides an output of 5/6v per ampere of out- age below the positive terminal, a failure signal is pro-
put current (I0). Also, V, is assumed to be equal to 5.2v duced. In the particular example, since the bias at the
and Vu = 6.2v. The currents' relationship is as repre- negative terminal is Iv above the bias at the positive
sented by line 14 in FIG. 2. That is, in the absence of terminal and since transducer 40 produces an output of
inverter failure 0.5v per ampere of input current, a failure signal is pro-
— ; / — s/V / duced by amplifier 46 whenever the input current is
/, — IJK — 5/3 /„ greater by 2A than the expected input current for the
Under no load conditions in the absence of inverter monitored output current which is sensed by trans-
failure, I( = 0 and !„ = 0. Thus, the voltages at the posi- ducer 48. Alternately stated, a failure signal is pro-
live and negative terminals of amplifier 46 are Vx = duced whenever I, > I0/K + 2.
5.2v and VB = 6.2v, respectively. Since the negative ter- From the foregoing, it is thus seen that in the failure
minal is at a higher voltage than the positive terminal, detector of the present invention, the input and output
no failure signal is produced. If, however, due to in- voltages of an inverter are compared. These voltages,
verier failure l( is greater than 2 amps, while !„ remains which are subject to change over a wide range due to
equal to 0, the output of transducer 40 is greater than other lhan inverter failure are related by a known rela-
1 v and therefore the voltage at the positive terminal is tionship, such as that represented by line 10. In the fail-
greater than 5.2 + [ > 1 ] > 6.2v. Consequently, the DOS- ure detector, a failure signal is produced, indicating in-
ilive terminal is at a voltage which is greater than the verier failure, only when the output voltage, which is
6.2v at the negative terminal and therefore the output compared with the input voltage is less than the ex-
of the amplifier 46 is high thereby representing a failure
 6Q pected output voltage for the monitored inpul vollage,
signal. based on their known linear relationship by a known
As seen from FIG. 3, the two inputs to the amplifier substantially constant factor. Similarly, the inverter's
46 are biased by Vx and VB. This is necessary to insure input and output currents which are related by a known
that the amplifier 46 is biased to operate in its common linear relationship, as represented in FIG. 2, by line 14,
mode operating region when the input and output cur-
 65 are compared. A failure signal is produced, indicating
rents are very low. For example, when I( = 0 and I0 = inverter failure, only when the input current with which
0, unless biased, the input terminals of the amplifier 46 the output current is compared, exceeds by a known
would be at Ov each, which is outside the common substantially constant factor the expected input current
3,795,858
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for the particular monitored output current, based on minal and therefore a failure-indicating signal is pro-
their known linear relationship. duced.
Attention is now directed to FIG.'4, which is a sche- Similar performance takes place near the other end
matic diagram of one embodiment of the failure detec- of the voltage range. At V, = 29v, V0 = 45.5 v, as repre-
tor of the present invention which was actually reduced 5 sented by point 76. Thus, the voltage at point 60 is 29/2
to practice. Therein, the inverter 20 is shown con- = 14.5v, while at point 72 it is 45.5 X 0.279 -f 3 =
nected to the DC power source 22 by input lines 24a 15.69v. Thus, point 72 is positively biased with respect
and 24i>. Line 24b is the DC voltage return line. The to point 60 by 15.69 — 14.5 = 1.19v, which is nearly
output lines 250 and 2Sb of the inverter connect the in- equal to the positive bias of 1.12v near the other end
verier to the AC load 26. The DC input voltage is ap- 10 of the voltage range when V0 = 4 and V,'= 6. It is thus
plied to the divider 30 (of FIG. 3) which consists of a seen that line 16 is effectively parallel to line 10 and the
pair of equal resistors Rl and R2 connected in series offset is essentially constant. The offset or the area be-
across lines 24a and 24b. The junction point 60 is al- tween lines 10 and 16 represents the value by which the
ways at a voltage which is half the DC input voltage, V,-. output voltage may be less than the expected output
Point 66 is the junction point of serially connected 15 voltage for each input voltage, before a failure signal is
resistors R3 and R4 which are connected between a produced. In the present example, it is about 2.3 volts,
terminal 68 at which +30v DC is applied and DC line Attention is again directed to FIG. 4 in which a spe-
24b. R3 and R4 are chosen so that the voltage at point cific embodiment of the current comparing circuitry is
66 is fixed at approximately 3v DC. R3 and R4 repre- shown. As seen from FIG. 4, a Zener diode Dz is con-
sent the bias source 36 (see FIG. 3) and the 3v DC rep- 20 nected in series with a resistor R7 across the +30v DC.
resents the bias voltage Vr. The Zener diode is assumed to be a 6.2v diode. Thus,
The AC voltage to DC voltage converter 27 consists the voltage at point 80 is constant at 6.2v DC. Resistors
of a full wave rectifier which includes a transformer Tl R8 and R9 are connected across Zener diode D2. These
and a pair of diodes Dl and D2. The primary winding resistors are selected so that their junction point 82 is
61 of Tl is connected across output lines 2Sa and 2Sb, 25 at 5.2v. Thus, resistors R7, R8, and R9 together with
while the secondary winding 62 is connected to diodes diode Dr serve as the bias source 44 (see FIG. 3) which
Dl and D2 whose cathodes are connected together at provides two bias voltages, Vx = 5.2v at point 82, and
a junction point 64. The windings' turns ratio is chosen VB = 6.2v at point 80.
so that the DC voltage at point 64 with respect to point As seen from FIG. 4, points 82 and 80 are connected
66 is equal to the AC output voltage times K which is 30 to transducer 40 and 48, respectively. Transducer 40
3/5. Thus, when V0= 50v, the DC voltage at point 64 operates as a magnetic amplifier used as a DC trans-
with respect to point 66 is 50 X 3/5 = 3Qv. former. The DC input current is sensed by a single turn
Junction point 64 is also connected to point 66 control winding 84 in the input line 24a. The current
through resistors R5 and R6 and a diode D3. The latter which is induced in a load winding 84a depends on the
is chosen to compensate for the voltage drops in diodes 35 input current and the turns ratio of windings 84 and
Dl and D2 and for temperature compensation. R5 and 84a. Assuming that the latter is 1:2000, the current in-
R6 are chosen so that the voltage at their junction point duced in load winding 84a is 500 /ia per ampere of
72 is a selected portion of the rectified voltage at point input current. This current is fed to a 1000 ohm resistor
64 with respect to point 66. With R5 and R6 equal to S4b. Thus, the voltage across the resistor which is pres-
365K ohms and 3 16K ohms, respectively, the voltage 40 ent at a terminal 85 with respect to point 82 is 500 fj.a
at point 72 with respect to point 66 is about 0.465 of X 1000 ohm = 0.5 volt per ampere of input current,
the voltage at point 64 which equals 3/5 V0. Thus, the The rest of the circuitry of transducer 40 consists of a
voltage at point 72 which is applied to the negative ter- transformer 84c and full wave rectifier to alternately
minal of amplifier 32 is approximately 0.279 V0, plus apply each half cycle a rectified voltage to gate wind-
the voltage at point 66. Due to the bias voltage Vr= 3v ings Md which in turn reset cores 84e and 84/each half
which is present at point 66, the voltage at the negative cycle. Thus, at all times at least one core is in the unsat-
terminal is 0.279V,, -I- 3v. Relating the circuitry shown' urated state to insure transformer action between the
in FIG. 4 to that shown in FIG. 3, R5 and R6 represent control winding 84 and the load winding 84a. Such ar-
the divider 28 while point 72 is the output of summer rangements are well known in the art.
34 since the voltage thereat is equal to the bias voltage In the absence of the 5.2v bias at point 82 which is
Vr = 3 v, plus 0.279V0 from divider 28. connected to one end of resistor S4b, the voltage at ter-
Directing attention to FIG. 1, while keeping in mind minal 85 is 0.5 volt per ampere of input current. How-
the circuitry just described, it is seen that under in- ever, due to the 5.2v bias, the potential at point 85 is
verier failureless conditions when the inverter's input 5.2v plus 0.5v per ampere of input current. Thus, at full
voltage V, is 6 volts DC, ihe output voltage V0 = 4v. load in which it is assumed that I(= 10A, the potential
This is represented by point 74 on line 10. Thus, the at point 85 is 5.2v +0.5 X 10 = 5.2v + 5v= 10.2v. This
voltage at the positive terminal of amplifier 32 is 6/2 = voltage is applied through resistors RIO and Rl 1 to the
,3v, while the voltage at the negative terminal is 4 X positive terminal of amplifier 46.
0.279 + 3 = 1 .12+3 = 4.12. Thus, the negative termi- The AC output current I0 sensed by transducer 48 by
nal is biased more positively than the positive terminal means of a single turn winding 86 in output line 25a.
by 4.12 — 3 = 1.12v and therefore a failure signal is not Winding 86 is the primary winding of a transformer T2
produced. If. however, due to inverter failure V, is whose secondary winding 88 has 1000 turns to each
8.25v, while V0 remains at 4 volts, as represented by end from the center tap. The ends of winding 88 are
point 75 on line 16 of FIG. 1, while the voltage'at the ,, connecled to diodes D4 and D5 which are connected
negative lerminal remains at 4.12 volts, the voltage at together at point 90. Poinl 90 is connected through re-
point 60 is 8.25/2 = 4.125. Thus, the negative terminal sistors R12 and R13 to the center tap and to point 80,
is at a potential below the potential at the positive ter- which is at 6.2v. Resistors R12 and R13 are selected so
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that at their junction point 92, in the absence of the
6.2v bias, the potential is equal to 5/6v per ampere of
output current. Thus, at full load, as herebefore as-
sumed, I0 = 6A and therefore, the potential at point 92
is 5 volts. However, due to the 6.2v bias, point 92 is at
6.2v plus 5/6 volt per ampere of output current. Point
92 is connected to the negative terminal of amplifier 46
through resistors R14 and R15, which are equal to re-
sistors RIO and Rll, respectively. For filtering pur-
poses, the junction points of resistors RIO and Rll,and
R14 and R15 are connected to input line 24b through
capacitors Cl and C2, respectively.
From the foregoing, it should be appreciated that as
long as the ratio of the output current I0 to input cur-
rent I( remains equal to K = 3/5, as represented by line
14 in FIG. 2, the voltage difference between the nega-
tive and positive terminals of amplifier 46 is 1 volt. For
example, when I( = 0 and 10 = 0, the voltages at the neg-
ative and positive terminals are 6.2v and 5.2v, respec-
tively, for a voltage difference of 6.2 — 5.2 = 1 v. Simi-
larly, at I| = 20A and I0 = I2A, representing 100 per-
cent overload of full load, the voltage at the negative
terminal is I 2 x 5/6 + 6.2 = 10 + 6.2 = 16.2v, and the
voltage at the positive terminal is 20 x 0.5 + 5.2 = 10
+ 5.2 = I5.2v. Thus, the voltage difference is Iv. Con- 25
sequently, no failure-indicating signal is produced.
However, when due to failure of the inverter, the
input current exceeds the normal input current for the
particular output current by a chosen number of am-
peres, which in the present example is 2A, a failure sig- 30
nal is produced. For example, at full load, the normal
input current is 10A and the output current is 6A.
Therefore, the voltages at the negative and positive ter-
minals should be 6 x 5/6 + 6.2 = 5 + 6.2 = 11.2v and
10 x 0.5 + 5.2 = 5 + 5.2 = 10.2, respectively. Thus,
under normal conditions, no failure indicating signal is
produced. If, however, when the output current is 6A,
the input current instead of 10A is more than 12A, e.g.,
13A as represented by point 55 in FIG. 2, the voltage
at the negative terminal remains 6 x 5/6 + 6.2 = 5 + 6.2
= 1 1.2v. However, the voltage at the positive terminal
instead of 10.2v is actually I 3 X 0.5 + 5.2 = 6.5 + 5.2
= 1 1.7v. Thus, the negative terminal is at a lower volt-
age than the positive terminal and therefore a failure-
indicating signal is produced.
In the present example, since the negative terminal is
biased by Iv above the positive terminal and since
transducer 40 provides an output of 0.5v per ampere of
input current, a failure-indicating signal is produced,
whenever due to inverter failure the input current ex-
ceeds the normal input current for the particular out-
put current by more than 2A. The 2A range is repre-
sented in FIG. 2 by the offset between lines 14 and 18.
Although herebefore the invention has been de-
scribed in connection with an inverter having specific
input and output voltages' and currents' relationships,
it should be appreciated that the invention is not lim-
ited thereto. The failure detector can be employed to
indicate failure of any circuit whose input and output
voltage and/or input and output currents, though sub-
ject to variations over large ranges are substantially lin-
early related. Alternately stated, the detector can be
used to indicate failure of a circuit whose input and
output voltages are linearly related so that their rela-
tionship can be represented by a straight or nearly
straight line, such as line 10 in FIG. 1. Also, if the plot
of the input current of the circuit vs. the output current
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can be represented by a straight or nearly straight line,
such as line 14 in FIG. 2, the detector of the present in-
vention can be used to indicate circuit failure whenever
this relationship is exceeded by a chosen factor. Fur-
thermore, both the voltages' and currents' relationships
may be monitored to indicate circuit failure whenever
either the input voltage or the input current exceeds
the expected value based on the known relationships
and the monitored output voltage or current.
Although particular embodiments of the invention
have been described and illustrated herein, it is recog-
nized that modifications and variations may readily
occur to those skilled in the art and consequently it is
intended that the claims be interpreted to cover such
15
 modifications and equivalents.
What is claimed is:
1. In combination with an inverter of the type includ-
ing a pair of input terminals across which an input volt-
age, definable as V,, is appliable with an input current,
definable as I(, passing through said input terminals to
said inverter, said inverter including a pair of output
terminals connectable to a load for supplying an output
current, definable as !„, to said load at an output volt-
age between said output terminals, definable as V0,
wherein V, is related to V0 by a first known substan-
tially linear relationship, and wherein I( is related to 10
by a second known substantially linear relationship, an
arrangement comprising:
first means coupled to said input and output termi-
nals for comparing said input and output voltages
and for providing a failure signal, indicating in-
verter failure, only when the output voltage is less
by a first preselected value than the expected out-
put voltage for the input voltage with which said
output voltage is compared, based on the first
known linear relationship between said input and
output voltages; and
second means coupled to said input and output ter-
minals for comparing the input and output currents
and for providing a failure signal, indicating in-
verter failure, only when the input current exceeds
by a second preselected value the expected input
current for the output current with which the input
current is compared, based on the second known
linear relationship.
2. The combination as recited in claim 1 wherein said
first means include means responsive to said input volt-
age for providing a first signal related thereto, means
responsive to said output voltage for providing a sec-
ond signal related thereto, first bias means for provid-
ing a first fixed bias signal, means for combining said
second signal with said first bias signal to provide a first
summed signal, and first comparing means for provid-
ing said failure signal only when said first summed sig-
nal is less than said first signal.
3. The combination as recited in claim 2 wherein said
input and output voltages are DC and AC voltages, re-
spectively, and wherein based on said first known sub-
stantially linear relationship the value of said input volt-
age is linearly variable from a first input voltage value
to a second input voltage value, and the value of said
output voltage is linearly variable from a first output
voltage value when said input voltage value is equal to
said first input voltage value to zero when said input
voltage value is equal to said second input voltage
value.
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4. The combination as recited in claim 1 wherein said
second means include means responsive to said input
current for providing a first signal related to said input
current, means responsive to said output current for
providing a second signal related to said output cur-
rent, bias means for providing a first fixed bias signal
and a second fixed bias signal greater than said first
fixed bias signal, means for combining said first signal
with said first fixed bias signal to provide a first
summed signal, means for combining said second signal
with said second fixed bias signal to provide a second
summed signal, and comparing means responsive to
said first and second summed signals for providing said
failure signal only when said first summed signal is
greater than said second summed signal.
5. The combination as recited in claim 4 wherein said
input and output currents are DC and AC currents, re-
spectively, and wherein the input current amplitude in
the absence of inverter failure is equal to the output
current amplitude divided by a fixed constant, with
both said input and output current amplitudes varying
linearly from first and second values substantially to
zero and zero, respectively.
6. The combination as recited in claim 5 wherein said
first means include means responsive to said input volt-
age for providing a first signal related thereto, means
responsive to said output voltage for providing a sec-
ond signal related thereto, first bias means for provid-
ing a first fixed bias signal, means for combining said
second signal with said first bias signal to provide a first
summed signal and first comparing means for providing
said failure signal only when said first summed signal is
less than said first signal.
7. The combination as recited in claim 6 wherein said
input and output voltages are DC and AC voltages re-
spectively, and wherein in the absence of inverter fail-
ure, the value of said input voltage varies linearly from
a first input voltage value to a second input voltage
value, and the value at said output voltage varies lin-
early from a first output voltage value when said input
voltage value is equal to said first input voltage value
to zero when said input voltage value is equal to said
second input voltage value.
8. For use in combination with a circuit to which an
input voltage from a source is applied and to which an
input current flows from said source, said circuit being
connected to a load for supplying said load with an out-
put current, at an output voltage, wherein in the ab-
sence of circuit failure the input and output voltages
are related by a first substantially linear relationship
and the input and output currents are related by a sec-
ond substantially linear relationship, a failure detector
5 comprising:
first means responsive to the input and output volt-
ages of said circuit for providing a first failure sig-
nal, indicating circuit failure, only when the rela-
tionship between the input and output voltages to
I o which said first means is responsive differs by a first
preselected factor from said first substantially lin-
ear relationship; and
second means responsive to the input and output cur-
rents of said circuit for providing a second failure
15 signal indicating circuit failure only when the rela-
tionship between the input and output currents to
which said second means is responsive differs by a
second preselected factor from said second sub-
stantially linear relationship.
20 9. A failure detector as recited in claim 8 wherein
said first means include means for providing first and
second signals which are respectively related to said
input and output voltages, a first bias signal and means
for generating said first failure signal only when the
25 sum of the amplitudes of said second signal and said
first bias signal is less than the amplitude of said first
signal, and wherein said second means include means
for providing third and fourth signals which are respec-
tively related to said input and output currents, a sec-
30 ond bias source for providing third and fourth bias sig-
nals, said third bias signal being less than said fourth
bias signal, and means for providing said second failure
signal only when the sum of the amplitudes of said third
signal and said fourth bias signal is less than the sum of
35 the amplitudes of said second signal and said third bias
signal.
10. A failure detector as recited in claim 9, wherein
said means for providing said first failure signal com-
prises a first operational amplifier having a first input
40 terminal to which said first signal is applied, and a sec-
ond input terminal to which a signal of an amplitude,
which is equal to the sum of the amplitudes of said sec-
ond signal and said first bias signal, is applied, said first
operational amplifier providing an output representing
45 said first failure signal only when the signal amplitude
at its second input terminal is less than the amplitude
of said first signal applied at its second input terminal.
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